Microcontroller Interfacing

Output Levels




Figure 1-19: Active and passive states of a tri-state buffer.

Interpretation of Timing Diagrams






Figure 1-20: Timing diagram notation examples.

Analog to Digital Converters


- Sampling rate (MHZ)
- Sampling resolution (bits)
- Interface type (parallel or serial)
- Reference voltage (volt)
- Input range (unipolar or bipolar)
- Sample-and-hold circuit usually inside chip
- *Note*: Analog antialiasing filter must be in place


ADC Technologies






Parallel Interface Example





Serial Interface Example



Memory

- External interface possible in most cases
- Nonvolatile EPROM
- Voltile RAM (SRAM, DRAM, etc.)
- Nonvolatile EEPROM
- Nonvolatile FLASH
- Refer to timing diagram for each to know how to interface with microcontroller

Temperature Sensors


• Thermistors (PTC, NTC)

Typical NTC Thermistor Data

Temp °C	R/R ₂₅	Temp °C	R/R ₂₅
-50	39.03	30	.8276
-40	21.47	40	.6406
-30	12.28	50	.5758
-20	7.28	60	.4086
-10	4.46	70	.2954
0	2.81	80	.2172
10	1.82	90	.1622
20	1.21	100	.1229
25	1.00	110	.09446

Optical Sensors


- Switches
- Isolators




Magnetic Sensors


- LVDT
- Hall effect


HALL EFFECT, NO MAGNETIC FIELD




HALL EFFECT, MAGNETIC FIELD APPLIED







Mechanical Switch



SWITCH OPEN/CLOSE WAVEFORM

CLOSED


OPEN

CLOSED


CLOSED

Motor Interfacing

• Stepper motor




Motors




Motors

• Brushless DC



TRIACs




Microcontrollers

- Which microcontroller to use?
 - -8051
 - -PIC
 - ARM
 - -AD
 - -TI

8051 Summary

- Selection of microcontroller
- Definition of pins
- Block diagram
- Instruction set
- Memory map
- I/O ports
- Timers
- Interrupts
- UART
- Practical development

Microcontroller Architecture



Microcontroller Selection

Table 1.1. Product Selection Guide

	MIPS (Peak)	FLASH Memory	RAM	External Memory Interface	SMBus/I ² C	SPI	UARTS	Timers (16-bit)	Programmable Counter Array	Digital Port I/O's	12-bit 100ksps ADC Inputs	10-bit 100ksps ADC Inputs	8-bit 500ksps ADC Inputs	Voltage Reference	Temperature Sensor	DAC Resolution (bits)	DAC Outputs	Analog Comparators	Package
C8051F020	25	64k	4352	1	1	1	2	5	1	64	8	-	8	1	/	12	2	2	100TQFP
C8051F021	25	64k	4352	/	/	1	2	5	/	32	8	-	8	1	/	12	2	2	64TQFP
C8051F022	25	64k	4352	1	/	1	2	5	/	64	-	8	8	/	/	12	2	2	100TQFP
C8051F023	25	64k	4352	/	/	~	2	5	/	32	-	8	8	/	/	12	2	2	64TQFP

Pin Diagram





Table 4.1. Pin Definitions

	Pin Nu	ımbers		
Name	F020	F021	Туре	Description
	F022	F023		
VDD	37, 64, 90	24, 41, 57		Digital Supply Voltage. Must be tied to +2.7 to +3.6 V.
DGND	38, 63, 89	25, 40, 56		Digital Ground. Must be tied to Ground.
AV+	11, 14	6		Analog Supply Voltage. Must be tied to +2.7 to +3.6 V.
AGND	10, 13	5		Analog Ground. Must be tied to Ground.
TMS	1	58	D In	JTAG Test Mode Select with internal pull-up.
TCK	2	59	D In	JTAG Test Clock with internal pull-up.
TDI	3	60	D In	JTAG Test Data Input with internal pull-up. TDI is latched on the rising edge of TCK.






Table 12.1. CIP-51 Instruction Set Summary

ADD A, direct Add direct byte to A ADD A, @Ri Add indirect RAM to A 1 2 2 2 2 ADD A, @Ri Add immediate to A ADD A, #data Add immediate to A ADD CA, #data Add immediate to A ADD CA, #data ADD CA, #data Add immediate to A ADD CA, #data ADD CA, Rn Add register to A with carry 1 1 ADD CA, @Ri Add indirect RAM to A with carry 2 2 2 ADD CA, @Ri Add indirect RAM to A with carry 3 2 ADD CA, #data Add immediate to A with carry 4 2 ADD CA, #data Add immediate to A with carry 4 2 2 2 SUBB A, Rn Subtract register from A with borrow 5 2 SUBB A, @Ri Subtract indirect RAM from A with borrow 7 2 SUBB A, @Ri Subtract indirect RAM from A with borrow 9 2 2 SUBB A, #data Subtract indirect RAM from A with borrow 9 2 2 SUBB A, #data Subtract indirect RAM from A with borrow 9 2 2 SUBB A, #data Subtract indirect RAM from A with borrow 9 2 2 SUB CA INC A Increment A 1 1 INC direct Increment direct byte 9 2 2 INC @Ri Increment indirect RAM 9 1 2 DEC A Decrement A 1 1 Increment indirect RAM 1 2 DEC A Decrement A 1 1 Increment Decrement register 9 1 Increment Decrement register 1 1 INC DPTR Increment Data Pointer 1 1 INC DPTR Increment Data Pointer 1 1 Increment Data Pointer 1 1 Increment Data Pointe	Mnemonic	Description	Bytes	Clock Cycles
ADD A, direct Add direct byte to A ADD A, @Ri Add indirect RAM to A 1 2 2 2 2 ADD A, @Ri Add immediate to A ADD A, #data Add immediate to A ADD CA, #data Add immediate to A ADD CA, #data ADD CA, #data Add immediate to A ADD CA, #data ADD CA, Rn Add register to A with carry 1 1 ADD CA, @Ri Add indirect RAM to A with carry 2 2 2 ADD CA, @Ri Add indirect RAM to A with carry 3 2 ADD CA, #data Add immediate to A with carry 4 2 ADD CA, #data Add immediate to A with carry 4 2 2 2 SUBB A, Rn Subtract register from A with borrow 5 2 SUBB A, @Ri Subtract indirect RAM from A with borrow 7 2 SUBB A, @Ri Subtract indirect RAM from A with borrow 9 2 2 SUBB A, #data Subtract indirect RAM from A with borrow 9 2 2 SUBB A, #data Subtract indirect RAM from A with borrow 9 2 2 SUBB A, #data Subtract indirect RAM from A with borrow 9 2 2 SUB CA INC A Increment A 1 1 INC direct Increment direct byte 9 2 2 INC @Ri Increment indirect RAM 9 1 2 DEC A Decrement A 1 1 Increment indirect RAM 1 2 DEC A Decrement A 1 1 Increment Decrement register 9 1 Increment Decrement register 1 1 INC DPTR Increment Data Pointer 1 1 INC DPTR Increment Data Pointer 1 1 Increment Data Pointer 1 1 Increment Data Pointe		ARITHMETIC OPERATIONS	<u>'</u>	
ADD A, @Ri Add indirect RAM to A 1 2 ADD A, #data Add immediate to A 2 2 2 2 2 ADD CA, Rn Add register to A with carry 1 1 1 1 ADDC A, direct Add direct byte to A with carry 2 2 2 ADD CA, @Ri Add indirect RAM to A with carry 3 1 2 ADD CA, direct Add direct byte to A with carry 4 2 2 ADD CA, direct Add indirect RAM to A with carry 4 1 2 ADD CA, #data Add indirect RAM to A with carry 4 2 2 ADD CA, #data Add indirect RAM to A with carry 5 2 2 ADD CA, #data Add indirect RAM to A with carry 6 2 2 ADD CA, #data Add indirect RAM form A with borrow 7 1 1 ADD CA, #data Add indirect RAM form A with borrow 9 2 2 ADD CA, #data Add indirect RAM form A with borrow 9 2 2 ADD CA, #data Add indirect RAM form A with borrow 9 2 2 ADD CA, #data Add indirect RAM form A with borrow 9 2 2 ADD CA, #data Add indirect RAM form A with borrow 9 2 2 ADD CA, #data Add indirect RAM form A with borrow 9 2 2 ADD CA, #data Add indirect RAM form A with borrow 9 2 2 ADD CA, #data ADD CA, #	ADD A, Rn	Add register to A	1	1
ADD A, #data	ADD A, direct	Add direct byte to A	2	2
ADDC A, Rn	ADD A, @Ri	Add indirect RAM to A	1	2
ADDC A, direct Add direct byte to A with carry 2 2 2 ADDC A, @Ri Add indirect RAM to A with carry 1 2 ADDC A, deata Add indirect RAM to A with carry 2 2 2 SUBB A, Rn Subtract register from A with borrow 1 1 SUBB A, direct Subtract direct byte from A with borrow 2 2 SUBB A, @Ri Subtract indirect RAM from A with borrow 3 2 SUBB A, deata Subtract indirect RAM from A with borrow 4 2 SUBB A, deata Subtract indirect RAM from A with borrow 5 2 SUBB A, deata Subtract indirect RAM from A with borrow 6 2 SUBB A, deata Subtract indirect RAM from A with borrow 7 2 SUBB A, deata Subtract indirect RAM from A with borrow 8 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata 1 1 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata 1 1 SUBB A, deata Subtract indirect RAM from A with borrow 9 2 SUBB A, deata 9 3 SUBC A, deat	ADD A, #data	Add immediate to A	2	2
ADDC A, @Ri	ADDC A, Rn	Add register to A with carry	1	1
ADDC A, #data	ADDC A, direct	Add direct byte to A with carry	2	2
SUBB A, Rn Subtract register from A with borrow 1 1 SUBB A, direct Subtract direct byte from A with borrow 2 2 SUBB A, @Ri Subtract indirect RAM from A with borrow 1 2 SUBB A, #data Subtract immediate from A with borrow 2 2 INC A Increment A 1 1 INC Rn Increment register 1 1 INC direct Increment direct byte 2 2 INC GRI Increment indirect RAM 1 2 DEC A Decrement A 1 1 1 DEC Rn Decrement register 1 1 1 DEC direct Decrement direct byte 2 2 2 DEC @Ri Decrement indirect RAM 1 2 1 INC DPTR Increment Data Pointer 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 1 2 1 3 <td>ADDC A, @Ri</td> <td>Add indirect RAM to A with carry</td> <td>1</td> <td>2</td>	ADDC A, @Ri	Add indirect RAM to A with carry	1	2
SUBB A, @Ri Subtract direct byte from A with borrow 2 2 SUBB A, @Ri Subtract indirect RAM from A with borrow 1 2 SUBB A, #data Subtract indirect RAM from A with borrow 2 2 INC A Increment A 1 1 INC Rn Increment register 1 1 INC @Ri Increment direct byte 2 2 INC @Ri Increment indirect RAM 1 2 DEC A Decrement Poetrement A 1 1 1 DEC Rn Decrement register 1 1 1 1 1 1 2	ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, @Ri Subtract indirect RAM from A with borrow 1 2 SUBB A, #data Subtract immediate from A with borrow 2 2 INC A Increment A 1 1 INC Rn Increment register 1 1 INC @Ri Increment indirect byte 2 2 INC @Ri Increment indirect RAM 1 2 DEC A Decrement a 1 1 DEC A Decrement A 1 1 DEC A Decrement a 1 1 DEC Br Decrement register 1 1 DEC @Ri Decrement direct byte 2 2 INC DPTR Increment Data Pointer 1 1 MUL AB Multiply A and B 1 4 DIV AB Divide A by B 1 8 DA A Decimal adjust A 1 1 ANL A, Rn AND Register to A 1 1 ANL A, Griect AND direct byte to A 2 2	SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, #data Subtract immediate from A with borrow 2 2 INC A Increment A 1 1 INC Rn Increment and Increment incret byte 1 1 INC direct Increment direct byte 2 2 INC @Ri Increment indirect RAM 1 2 DEC A Decrement A 1 1 DEC Rn Decrement register 1 1 DEC @Ri Decrement direct byte 2 2 DEC @Ri Decrement indirect RAM 1 2 INC DPTR Increment Data Pointer 1 1 MUL AB Multiply A and B 1 4 DIV AB Divide A by B 1 8 DA A Decimal adjust A 1 1 LOGICAL OPERATIONS ANL A, Rn AND Register to A 1 1 ANL A, Girect AND direct byte to A 2 2 ANL A, #data AND indirect RAM to A 1 2 <	SUBB A, direct	Subtract direct byte from A with borrow	2	2
Increment A	SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
Increment register 1	SUBB A, #data	Subtract immediate from A with borrow	2	2
Increment direct byte 2 2	INC A	Increment A	1	1
Increment indirect RAM	INC Rn	Increment register	1	1
DEC A Decrement A 1 1 1 1 1 1 1 1 1	INC direct	Increment direct byte	2	2
DEC A Decrement A 1 1 1 1 1 1 1 1 1	INC @Ri	Increment indirect RAM	1	2
DEC direct Decrement direct byte 2 2 DEC @Ri Decrement indirect RAM 1 2 INC DPTR Increment Data Pointer 1 1 MUL AB Multiply A and B 1 4 DIV AB Divide A by B 1 8 DA A Decimal adjust A 1 1 LOGICAL OPERATIONS ANL A, Rn AND Register to A 1 1 ANL A, @Ri AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL A, data AND immediate to A 2 2 ANL direct, A AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, @Ri OR indirect byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, @Ri OR indirect Byte to A 2 2 ORL A, @Ri <td>DEC A</td> <td>Decrement A</td> <td>1</td> <td>1</td>	DEC A	Decrement A	1	1
DEC direct Decrement direct byte 2 2 DEC @Ri Decrement indirect RAM 1 2 INC DPTR Increment Data Pointer 1 1 MUL AB Multiply A and B 1 4 DIV AB Divide A by B 1 8 DA A Decimal adjust A 1 1 LOGICAL OPERATIONS ANL A, Rn AND Register to A 1 1 ANL A, direct AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL direct, A AND A to direct byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 1 ORL A, @Ri OR indirect RAM to A 1 2 2 ORL A, @Ri OR indirect byte to A 2 2 2 ORL A, @Ri OR indirect RAM to A 1 2 2	DEC Rn	Decrement register	1	1
DEC @Ri Decrement indirect RAM 1 2 INC DPTR Increment Data Pointer 1 1 MUL AB Multiply A and B 1 4 DIV AB Divide A by B 1 8 DA A Decimal adjust A 1 1 LOGICAL OPERATIONS ANL A, Rn AND Register to A 1 1 ANL A, direct AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL A, #data AND indirect RAM to A 1 2 ANL direct, A AND A to direct byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, @Ri OR indirect byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR indirect byte 2 2	DEC direct		2	2
MUL AB Multiply A and B 1 4 DIV AB Divide A by B 1 8 DA A Decimal adjust A 1 1 LOGICAL OPERATIONS ANL A, Rn AND Register to A 1 1 ANL A, Rn AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL direct, A AND A to direct byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, @Ri OR indirect Byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR indirect byte 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 <td>DEC @Ri</td> <td></td> <td>1</td> <td>2</td>	DEC @Ri		1	2
DIV AB Divide A by B 1 8 LOGICAL OPERATIONS ANL A, Rn AND Register to A 1 1 ANL A, direct AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL A, #data AND immediate to A 2 2 ANL direct, A AND A to direct byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR indirect RAM to A 1 2 ORL A, #data OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	INC DPTR	Increment Data Pointer	1	1
DIV AB Divide A by B 1 8 DA A Decimal adjust A 1 1 LOGICAL OPERATIONS ANL A, Rn AND Register to A 1 1 ANL A, direct AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL A, #data AND immediate to A 2 2 ANL direct, A AND A to direct byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR indirect RAM to A 1 2 ORL A, #data OR A to direct byte 2 2 ORL direct, # OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 ARL A, Rn Exclusive-OR Register to A 1 1	MUL AB	Multiply A and B	1	4
DA A Decimal adjust A 1 1 1	DIV AB		1	8
ANL A, Rn	DA A		1	1
ANL A, direct AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL A, #data AND immediate to A 2 2 ANL direct, A AND at odirect byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2		LOGICAL OPERATIONS		
ANL A, direct AND direct byte to A 2 2 ANL A, @Ri AND indirect RAM to A 1 2 ANL A, #data AND immediate to A 2 2 ANL direct, A AND at odirect byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	ANL A, Rn	AND Register to A	1	1
ANL A, @Ri AND indirect RAM to A 1 2 ANL A, #data AND immediate to A 2 2 ANL direct, A AND A to direct byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	ANL A, direct		2	2
ANL A, #data AND immediate to A 2 2 ANL direct, A AND A to direct byte 2 2 ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	ANL A, @Ri		1	2
ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	ANL A, #data	AND immediate to A	2	2
ANL direct, #data AND immediate to direct byte 3 3 ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	ANL direct, A	AND A to direct byte	2	2
ORL A, Rn OR Register to A 1 1 ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	ANL direct, #data		3	3
ORL A, direct OR direct byte to A 2 2 ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2		-		
ORL A, @Ri OR indirect RAM to A 1 2 ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2			2	2
ORL A, #data OR immediate to A 2 2 ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	-	-		2
ORL direct, A OR A to direct byte 2 2 ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2				
ORL direct, #data OR immediate to direct byte 3 3 XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2			_	2
XRL A, Rn Exclusive-OR Register to A 1 1 XRL A, direct Exclusive-OR direct byte to A 2 2	-		I	
XRL A, direct Exclusive-OR direct byte to A 2 2	-			_
	•			
	XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2

Table 12.1. CIP-51 Instruction Set Summary

XRL direct, #data	Mnemonic	Description	Bytes	Clock Cycles
XRL direct, #data	XRL A, #data	Exclusive-OR immediate to A	2	2
Clear A Clear A 1 1 1 1 1 1 1 1 1	XRL direct, A	Exclusive-OR A to direct byte	2	2
CPL A Complement A 1 1 RL A Rotate A left 1 1 RL CA Rotate A left through Carry 1 1 RR A Rotate A right through Carry 1 1 RRC A Rotate A right through Carry 1 1 DATA TRANSFER MOV A, Rn Move Register to A 1 1 MOV A, drect Move defrect byte to A 2 2 MOV A, drect Move indirect RAM to A 1 2 MOV A, dreat Move indirect RAM to A 1 2 MOV R, dreat Move indirect RAM to A 1 2 MOV R, dreat Move indirect RAM to A 1 2 MOV R, data Move indirect RAM to A 1 1 MOV R, data Move direct byte to Register 1 1 MOV R, data Move indirect Register 1 1 MOV direct, direct Move direct byte to Register 2 2 MOV direct, direct Move Register to direct byt	XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
RL A Rotate A left RUC A Rotate A left through Carry 1 1 1 1 RLC A Rotate A left through Carry 1 1 1 1 RRC A Rotate A right through Carry 1 1 1 1 RRC A Rotate A right through Carry 1 1 1 1 SWAP A Swap nibbles of A 1 1 1 1 DATA TRANSFER MOV A, Rn Move Register to A 1 1 1 1 MOV A, direct Move direct byte to A 2 2 2 MOV A, @Ri Move indirect RAM to A 1 2 2 2 MOV A, @Ri Move immediate to A 2 2 2 MOV A, #data Move immediate to A 2 2 2 MOV A, #data Move immediate to A 2 2 2 MOV Rn, direct Move direct byte to Register 1 1 1 MOV Rn, direct Move direct byte to Register 2 2 2 MOV Rn, #data Move immediate to Register 2 2 2 MOV Rn, #data Move immediate to Register 2 2 2 MOV direct, A Move A to Register 2 2 2 MOV direct, A Move A to Register 2 2 2 MOV direct, A Move A to Register 3 3 3 MOV direct, A Move A to Move direct byte 4 2 2 2 MOV direct, direct Move direct byte to direct byte 3 3 3 MOV direct, #data Move immediate to direct byte 3 3 3 MOV direct, #data Move immediate to direct byte 3 3 3 MOV direct, #data Move immediate to direct byte 3 3 3 MOV direct, #data Move immediate to direct byte 3 3 3 MOV direct, #data Move immediate to direct byte 3 3 3 MOV direct, #data Move indirect RAM 1 2 2 MOV DPTR, #datal6 Load DPTR with 16-bit constant 3 3 MOV QRi, dreet Move direct byte to indirect RAM 2 2 2 MOV DPTR, #datal6 Load DPTR with 16-bit constant 3 MOV CA, @A+DPTR Move code byte relative DPTR to A 1 3 MOV CA, QRI Move A to external data (8-bit address) to A 1 3 MOV CA, QRI Move A to external data (8-bit address) to A 1 3 MOV CA, QRI Move A to external data (16-bit address) to A 1 3 MOV CA, QRI Move A to external data (16-bit address) to A 1 MOV CA, QRI Move A to external data (16-bit address) to A 1 MOV CA, QRI Move A to external data (16-bit address) to A 1 MOV CA, QRI Move A to external data (16-bit address) to A 1 MOV CA, QRI Move Code byte relative PC to A 1 MOV CA, QRI Move CODE byte rom stack 2 2 2 MOV CA, QRI Move CODE byte rom stack 2 2 2 MOV CA, QRI Move CODE byte rom stack 2 2 2 MOV CA, QRI Move CODE byte rom st	CLR A	Clear A	1	1
RLC A Rotate A left through Carry 1 1 1 1	CPL A	Complement A	1	1
RR A Rotate A right	RL A	Rotate A left	1	1
RRC A Rotate A right through Carry 1 1 1 1 1 1 1 1 1	RLC A	Rotate A left through Carry	1	1
Swap nibbles of A	RR A	Rotate A right	1	1
MOV A, Rn	RRC A	Rotate A right through Carry	1	1
MOV A, Rn Move Register to A 1 1 MOV A, direct Move indirect Payte to A 2 2 MOV A, @Ri Move indirect RAM to A 1 2 MOV A, data Move immediate to A 2 2 MOV Rn, A Move A to Register 1 1 MOV Rn, direct Move direct byte to Register 2 2 MOV Rn, #data Move immediate to Register 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, Rn Move Register to direct byte 3 3 MOV direct, direct Move indirect RAM to direct byte 2 2 MOV direct, direct Move indirect RAM to direct byte 3 3 MOV direct, data Move indirect RAM 1 2 MOV direct, #data Move indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, direct Move indirect RAM 2<	SWAP A	Swap nibbles of A	1	1
MOV A, direct Move direct byte to A 2 2 MOV A, @Ri Move indirect RAM to A 1 2 MOV A, #data Move immediate to A 2 2 MOV Rn, A Move A to Register 1 1 MOV Rn, direct Move A to Register 2 2 MOV Rn, #data Move direct byte to Register 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, Rn Move Register to direct byte 3 3 MOV direct, @Ri Move direct byte to direct byte 3 3 MOV direct, #data Move indirect RAM to direct byte 3 3 MOV @Ri, direct Move an to indirect RAM 1 2 MOV @Ri, direct Move an to indirect RAM 1 2 MOV @Ri, #data Move indirect byte to indirect RAM 2 2 MOV @Ri, #data Move indirect PAM 2 2 MOV @Ri, data Move indirect PAM 1 <td></td> <td>DATA TRANSFER</td> <td></td> <td>•</td>		DATA TRANSFER		•
MOV A, @Ri Move indirect RAM to A 1 2 MOV Rn, A data Move immediate to A 2 2 MOV Rn, direct Move A to Register 1 1 MOV Rn, direct Move direct byte to Register 2 2 MOV Rn, #data Move immediate to Register 2 2 MOV direct, A Move immediate to Register 2 2 MOV direct, Rn Move Register to direct byte 2 2 MOV direct, direct Move indirect byte 3 3 MOV direct, direct Move indirect RAM to direct byte 2 2 MOV direct, direct Move indirect RAM 1 2 MOV @Ri, A Move inmediate to direct byte 3 3 MOV @Ri, direct Move direct byte to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV @Ri, #data	MOV A, Rn	Move Register to A	1	1
MOV A, #data Move immediate to A 2 2 MOV Rn, A Move A to Register 1 1 MOV Rn, direct Move direct byte to Register 2 2 MOV Rn, #data Move immediate to Register 2 2 MOV direct, A Move a to direct byte 2 2 MOV direct, Rn Move A to direct byte 2 2 MOV direct, direct Move direct byte to direct byte 3 3 MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, data Move immediate to direct byte 3 3 MOV @Ri, A Move a to indirect RAM 1 2 MOV @Ri, datect Move direct byte to indirect RAM 2 2 MOV @Ri, dataa Move direct byte to indirect RAM 2 2 MOV @Ri, dataa Move direct byte to indirect RAM 2 2 MOV @Ri, dataa Move direct byte to indirect RAM 3 3 MOV @Ri, dataa Move direct byte to indirect RAM 2 2 MOV @Ri, dataa </td <td>MOV A, direct</td> <td>Move direct byte to A</td> <td>2</td> <td>2</td>	MOV A, direct	Move direct byte to A	2	2
MOV Rn, A Move A to Register 1 1 MOV Rn, direct Move direct byte to Register 2 2 MOV Rn, #data Move immediate to Register 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, A Move direct byte 2 2 MOV direct, A Move direct byte 3 3 MOV direct, direct Move direct byte to direct byte 2 2 MOV direct, #data Move indirect RAM to direct byte 3 3 MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, ifeata Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move inmediate to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV @Ri, #data Mo	MOV A, @Ri	Move indirect RAM to A	1	2
MOV Rn, direct Move direct byte to Register 2 2 MOV Rn, #data Move immediate to Register 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, Rn Move Register to direct byte 2 2 MOV direct, direct Move direct byte to direct byte 3 3 MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, #data Move indirect RAM 1 2 MOV @Ri, data Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, dataa Move direct byte to indirect RAM 2 2 MOV BRI, dataa Move direct byte to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOVC A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVX A, @APPTR Move external data (8-bit address) to A 1 3 MOVX & (Ri, A Move A to external data (8-bit address) 1 3 <td>MOV A, #data</td> <td>Move immediate to A</td> <td>2</td> <td>2</td>	MOV A, #data	Move immediate to A	2	2
MOV Rn, #data Move immediate to Register 2 2 MOV direct, A Move A to direct byte 2 2 MOV direct, Rn Move Register to direct byte 2 2 MOV direct, direct Move direct byte to direct byte 3 3 MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, #data Move immediate to direct byte 3 3 MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, datata Move immediate to indirect RAM 2 2 MOV @Ri, datata Move immediate to indirect RAM 2 2 MOV @Ri, datata Move immediate to indirect RAM 2 2 MOV DFTR, #datatal Move immediate to indirect RAM 3 3 MOV A, @A+DTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PDTR Move code byte relative DPTR to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 </td <td>MOV Rn, A</td> <td>Move A to Register</td> <td>1</td> <td>1</td>	MOV Rn, A	Move A to Register	1	1
MOV direct, A Move A to direct byte 2 2 MOV direct, Rn Move Register to direct byte 2 2 MOV direct, direct Move direct byte to direct byte 3 3 MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, #data Move immediate to direct byte 3 3 MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOV A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) 1 3 MOVX QRi, A Move A to external data (16-bit address) 1 <	MOV Rn, direct	Move direct byte to Register	2	2
MOV direct, Rn Move Register to direct byte 2 2 MOV direct, direct Move direct byte to direct byte 3 3 MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, #data Move immediate to direct byte 3 3 MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move immediate to indirect RAM 2 2 MOV BRi, #data Move immediate to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOV A, @A+PDR Move code byte relative DPTR to A 1 3 MOVC A, @A+PDR Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX QRI, A Move A to external data (16-bit address) 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 <td>MOV Rn, #data</td> <td>Move immediate to Register</td> <td>2</td> <td>2</td>	MOV Rn, #data	Move immediate to Register	2	2
MOV direct, direct Move direct byte to direct byte 3 3 MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, #data Move immediate to direct byte 3 3 MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move immediate to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOV A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PDTR Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX & QRi, A Move A to external data (8-bit address) 1 3 MOVX & QRi, A Move external data (16-bit address) 1 3 MOVX & QPTR Move external data (16-bit address) 1 3 MOVX & QPTR, A Move A to external data (16-bit address) 1 3 POP direct Pop direct byte onto stack	MOV direct, A	Move A to direct byte	2	2
MOV direct, direct Move direct byte to direct byte 3 3 MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, #data Move immediate to direct byte 3 3 MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move immediate to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOV A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PDTR Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX & QRi, A Move A to external data (8-bit address) 1 3 MOVX & QRi, A Move external data (16-bit address) 1 3 MOVX & QPTR Move external data (16-bit address) 1 3 MOVX & QPTR, A Move A to external data (16-bit address) 1 3 POP direct Pop direct byte onto stack	MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, @Ri Move indirect RAM to direct byte 2 2 MOV direct, #data Move immediate to direct byte 3 3 MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move direct byte to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOVC A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PDTR Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (8-bit address) 1 3 MOVX @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 MOVA direct Push direct byte onto stack 2 2 2 POP direct Pop direct byte from stack 2 2 2 XCH A, Rin Exchange low indire	MOV direct, direct	Move direct byte to direct byte	3	3
MOV @Ri, A Move A to indirect RAM 1 2 MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move immediate to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOVC A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (8-bit address) 1 3 MOVX @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 VCH A, Rn Exchange Register with A 1 1 XCH A, @Ri Exchange indirect byte with A 2 2 XCH A, @Ri Exchange low nibble of indirect RAM with A 1 2 </td <td>MOV direct, @Ri</td> <td></td> <td>2</td> <td>2</td>	MOV direct, @Ri		2	2
MOV @Ri, direct Move direct byte to indirect RAM 2 2 MOV @Ri, #data Move immediate to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOVC A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (8-bit address) 1 3 MOVX @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, @Ri Exchange indirect Byte with A 1 2 XCH A, @Ri Exchange low nibble of indirect RAM with A 1	MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, #data Move immediate to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOVC A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (16-bit address) 1 3 MOVX @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCH A, @Ri Exchange low nibble of indirect RAM with A 1 2 XCH DA, @Ri Exchange low nibble of indirect RAM with A 1	MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, #data Move immediate to indirect RAM 2 2 MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOVC A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (16-bit address) 1 3 MOVX @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCH A, @Ri Exchange low nibble of indirect RAM with A 1 2 XCH DA, @Ri Exchange low nibble of indirect RAM with A 1	MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV DPTR, #data16 Load DPTR with 16-bit constant 3 3 MOVC A, @A+DPTR Move code byte relative DPTR to A 1 3 MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (16-bit address) 1 3 MOVX A, @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCH A, @Ri Exchange low nibble of indirect RAM with A 1 2 XCH C Clear Carry 1 1 CLR C Clear direct bit 2 2 SETB bit	MOV @Ri, #data		2	2
MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (8-bit address) 1 3 MOVX A, @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION 1 1 1 CLR C Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2)	Load DPTR with 16-bit constant	3	3
MOVC A, @A+PC Move code byte relative PC to A 1 3 MOVX A, @Ri Move external data (8-bit address) to A 1 3 MOVX @Ri, A Move A to external data (8-bit address) 1 3 MOVX @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION 1 1 1 CLR C Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVX @Ri, A Move A to external data (8-bit address) 1 3 MOVX A, @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR Dit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	MOVC A, @A+PC	-	1	3
MOVX A, @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX A, @DPTR Move external data (16-bit address) to A 1 3 MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX @DPTR, A Move A to external data (16-bit address) 1 3 PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	MOVX A, @DPTR		1	3
PUSH direct Push direct byte onto stack 2 2 POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2		Move A to external data (16-bit address)	1	3
POP direct Pop direct byte from stack 2 2 XCH A, Rn Exchange Register with A 1 1 XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	PUSH direct	Push direct byte onto stack	2	2
XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	POP direct		2	2
XCH A, direct Exchange direct byte with A 2 2 XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	XCH A, Rn		1	1
XCH A, @Ri Exchange indirect RAM with A 1 2 XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	XCH A, direct		2	2
XCHD A, @Ri Exchange low nibble of indirect RAM with A 1 2 BOOLEAN MANIPULATION CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	XCH A, @Ri		1	2
BOOLEAN MANIPULATION CLR C Clear Carry 1 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	_		1	2
CLR C Clear Carry 1 1 CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2				1
CLR bit Clear direct bit 2 2 SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	CLR C		1	1
SETB C Set Carry 1 1 SETB bit Set direct bit 2 2	CLR bit	-	2	2
SETB bit Set direct bit 2 2				
		_	2	2
			1	1

Table 12.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles			
CPL bit	Complement direct bit	2	2			
ANL C, bit	AND direct bit to Carry	2	2			
ANL C, /bit	AND complement of direct bit to Carry	2	2			
ORL C, bit	OR direct bit to carry	2	2			
ORL C, /bit	OR complement of direct bit to Carry	2	2			
MOV C, bit	Move direct bit to Carry	2	2			
MOV bit, C	Move Carry to direct bit	2	2			
JC rel	Jump if Carry is set	2	2/3			
JNC rel	Jump if Carry is not set	2	2/3			
JB bit, rel	Jump if direct bit is set	3	3/4			
JNB bit, rel	Jump if direct bit is not set	3	3/4			
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4			
PROGRAM BRANCHING						
ACALL addr11	Absolute subroutine call	2	3			
LCALL addr16	Long subroutine call	3	4			
RET	Return from subroutine	1	5			
RETI	Return from interrupt	1	5			
AJMP addr11	Absolute jump	2	3			
LJMP addr16	Long jump	3	4			
SJMP rel	Short jump (relative address)	2	3			
JMP @A+DPTR	Jump indirect relative to DPTR	1	3			
JZ rel	Jump if A equals zero	2	2/3			
JNZ rel	Jump if A does not equal zero	2	2/3			
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4			
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4			
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4			
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5			
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3			
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4			
NOP	No operation	1	1			

Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.

Figure 12.2. Memory Map




Table 12.2. Special Function Register (SFR) Memory Map

SPI0CN	PCA0H	PCA0CPH0	PCA0CPH1	PCA0CPH2	PCA0CPH3	PCA0CPH4	WDTCN
В	SCON1	SBUF1	SADDR1	TL4	TH4	EIP1	EIP2
ADC0CN	PCA0L	PCA0CPL0	PCA0CPL1	PCA0CPL2	PCA0CPL3	PCA0CPL4	RSTSRC
ACC	XBR0	XBR1	XBR2	RCAP4L	RCAP4H	EIE1	EIE2
PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	
PSW	REF0CN	DAC0L	DAC0H	DAC0CN	DAC1L	DAC1H	DAC1CN
T2CON	T4CON	RCAP2L	RCAP2H	TL2	TH2		SMB0CR
SMB0CN	SMB0STA	SMB0DAT	SMB0ADR	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH
IP	SADEN0	AMX0CF	AMX0SL	ADC0CF	P1MDIN	ADC0L	ADC0H
P3	OSCXCN	OSCICN			P74OUT†	FLSCL	FLACL
IE	SADDR0	ADC1CN	ADC1CF	AMX1SL	P3IF	SADEN1	EMI0CN
P2	EMI0TC		EMI0CF	P0MDOUT	P1MDOUT	P2MDOUT	P3MDOUT
SCON0	SBUF0	SPI0CFG	SPI0DAT	ADC1	SPI0CKR	CPT0CN	CPT1CN
P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H	P7†	
TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
P0	SP	DPL	DPH	P4†	P5†	P6†	PCON
0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
(bit addressable)							
	B ADC0CN ACC PCA0CN PSW T2CON SMB0CN IP P3 IE P2 SCON0 P1 TCON P0 0(8)	B SCON1 ADCOCN PCA0L ACC XBR0 PCA0CN PCA0MD PSW REFOCN T2CON T4CON SMB0CN SMB0STA IP SADEN0 P3 OSCXCN IE SADDR0 P2 EMI0TC SCON0 SBUF0 P1 TMR3CN TCON TMOD P0 SP 0(8) 1(9)	B SCON1 SBUF1 ADC0CN PCA0L PCA0CPL0 ACC XBR0 XBR1 PCA0CN PCA0MD PCA0CPM0 PSW REF0CN DAC0L T2CON T4CON RCAP2L SMB0CN SMB0STA SMB0DAT IP SADEN0 AMX0CF P3 OSCXCN OSCICN IE SADDR0 ADC1CN P2 EMI0TC SPI0CFG P1 TMR3CN TMR3RLL TCON TMOD TL0 P0 SP DPL 0(8) 1(9) 2(A)	B SCON1 SBUF1 SADDR1 ADC0CN PCA0L PCA0CPL0 PCA0CPL1 ACC XBR0 XBR1 XBR2 PCA0CN PCA0MD PCA0CPM0 PCA0CPM1 PSW REF0CN DAC0L DAC0H T2CON T4CON RCAP2L RCAP2H SMB0CN SMB0STA SMB0DAT SMB0ADR IP SADEN0 AMX0CF AMX0SL P3 OSCXCN OSCICN IE SADDR0 ADC1CN ADC1CF P2 EMI0TC EMI0CF SCON0 SBUF0 SPI0CFG SPI0DAT P1 TMR3CN TMR3RLL TMR3RLH TCON TMOD TL0 TL1 P0 SP DPL DPH 0(8) 1(9) 2(A) 3(B)	B SCON1 SBUF1 SADDR1 TL4 ADC0CN PCA0L PCA0CPL0 PCA0CPL1 PCA0CPL2 ACC XBR0 XBR1 XBR2 RCAP4L PCA0CN PCA0MD PCA0CPM0 PCA0CPM1 PCA0CPM2 PSW REF0CN DAC0L DAC0H DAC0CN T2CON T4CON RCAP2L RCAP2H TL2 SMB0CN SMB0STA SMB0DAT SMB0ADR ADC0GTL IP SADEN0 AMX0CF AMX0SL ADC0CF P3 OSCXCN OSCICN ADC1CF AMX1SL P2 EMI0TC EMI0CF P0MDOUT SCON0 SBUF0 SPI0CFG SPI0DAT ADC1 P1 TMR3CN TMR3RLL TMR3RLH TMR3L TCON TMOD TL0 TL1 TH0 P0 SP DPL DPH P4† 0(8) 1(9) 2(A) 3(B) 4(C)	B SCON1 SBUF1 SADDR1 TL4 TH4 ADC0CN PCA0L PCA0CPL0 PCA0CPL1 PCA0CPL2 PCA0CPL3 ACC XBR0 XBR1 XBR2 RCAP4L RCAP4H PCA0CN PCA0MD PCA0CPM0 PCA0CPM1 PCA0CPM2 PCA0CPM3 PSW REF0CN DAC0L DAC0H DAC0CN DAC1L T2CON T4CON RCAP2L RCAP2H TL2 TH2 SMB0CN SMB0STA SMB0DAT SMB0ADR ADC0GTL ADC0GTH IP SADEN0 AMX0CF AMX0SL ADC0CF P1MDIN P3 OSCXCN OSCICN P74OUT† P74OUT† IE SADDR0 ADC1CN ADC1CF AMX1SL P3IF P2 EMI0TC EMI0CF P0MDOUT P1MDOUT SCON0 SBUF0 SPI0CFG SPI0DAT ADC1 SPI0CKR P1 TMR3CN TMR3RLL TMR3RLH TMR3L TMR3H	B SCON1 SBUF1 SADDR1 TL4 TH4 EIP1 ADC0CN PCA0L PCA0CPL0 PCA0CPL1 PCA0CPL2 PCA0CPL3 PCA0CPL4 ACC XBR0 XBR1 XBR2 RCAP4L RCAP4H EIE1 PCA0CN PCA0MD PCA0CPM0 PCA0CPM1 PCA0CPM2 PCA0CPM3 PCA0CPM4 PSW REF0CN DAC0L DAC0H DAC0CN DAC1L DAC1H T2CON T4CON RCAP2L RCAP2H TL2 TH2 TH2 SMB0CN SMB0STA SMB0DAT SMB0ADR ADC0GTL ADC0GTH ADC0LTL IP SADEN0 AMX0CF AMX0SL ADC0CF P1MDIN ADC0L P3 OSCXCN OSCICN P74OUT† FLSCL IE SADDR0 ADC1CN ADC1CF AMX1SL P3IF SADEN1 P2 EMI0TC EMI0CF P0MDOUT P1MDOUT P2MDOUT SCON0 SBUF0 SPI0CFG SP

Table 12.3. Special Function Registers

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	Description	Page No.
ACC	0xE0	Accumulator	page 115
ADC0CF	0xBC	ADC0 Configuration	page 49*, page 65**
ADC0CN	0xE8	ADC0 Control	page 50*, page 66**
ADC0GTH	0xC5	ADC0 Greater-Than High	page 53*, page 69**
ADC0GTL	0xC4	ADC0 Greater-Than Low	page 53*, page 69**
ADC0H	0xBF	ADC0 Data Word High	page 51*, page 67**
ADC0L	0xBE	ADC0 Data Word Low	page 51*, page 67**

Figure 12.7. ACC: Accumulator

R/W	Reset Value							
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						((bit addressable)	0xE0

Bits7-0: ACC: Accumulator.

This register is the accumulator for arithmetic operations.

Addressing Modes

Instruction Operand

CPL A
complement accumulator

E4 A
(op code) (implied)

Table 2-1: Implied addressing.

Instruction	Operand
MOV A,	#35H
load accumulator	with 35 hex
74	35
(op code)	(constant)

Table 2-2: Immediate addressing.

Addressing Modes

Instruction	Operand
MOV A, load accumulator	34H with the contents of location 34
74 (op code)	35 (constant)

Table 2-3:
Direct addressing.

Instruction	Operand
MOVX A, load accumulator	@DPTR contains the address of the byte to be accessed
E0 (op code)	DPTR=1234h (address of the operand)

Table 2-3: Indirect addressing.

Table 12.4. Interrupt Summary

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y		ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow (or EXF2)	0x002B	5	TF2 (T2CON.7)	Y		ET2 (IE.5)	PT2 (IP.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0CN.7)	Y		ESPI0 (EIE1.0)	PSPI0 (EIP1.0)
SMBus Interface	0x003B	7	SI (SMB0CN.3)	Y		ESMB0 (EIE1.1)	PSMB0 (EIP1.1)
ADC0 Window Comparator	0x0043	8	AD0WINT (ADC0CN.2)	Y		EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y		EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator 0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)			ECP0F (EIE1.4)	PCP0F (EIP1.4)
Comparator 0 Rising Edge	0x005B	11	CP0RIF (CPT0CN.5)			ECP0R (EIE1.5)	PCP0R (EIP1.5)
Comparator 1 Falling Edge	0x0063	12	CP1FIF (CPT1CN.4)			ECP1F (EIE1.6)	PCP1F (EIP1.6)
Comparator 1 Rising Edge	0x006B	13	CP1RIF (CPT1CN.5)			ECP1R (EIE1.7)	PCP1F (EIP1.7)
Timer 3 Overflow	0x0073	14	TF3 (TMR3CN.7)			ET3 (EIE2.0)	PT3 (EIP2.0)
ADC0 End of Conversion	0x007B	15	AD0INT (ADC0CN.5)	Y		EADC0 (EIE2.1)	PADC0 (EIP2.1)
Timer 4 Overflow	0x0083	16	TF4 (T4CON.7)			ET4 (EIE2.2)	PT4 (EIP2.2)
ADC1 End of Conversion	0x008B	17	AD1INT (ADC1CN.5)			EADC1 (EIE2.3)	PADC1 (EIP2.3)
External Interrupt 6	0x0093	18	IE6 (P3IF.5)			EX6 (EIE2.4)	PX6 (EIP2.4)
External Interrupt 7	0x009B	19	IE7 (P3IF.6)			EX7 (EIE2.5)	PX7 (EIP2.5)
UART1	0x00A3	20	RI1 (SCON1.0) TI1 (SCON1.1)			ES1	PS1
External Crystal OSC Ready	0x00AB	21	XTLVLD (OSCXCN.7)			EXVLD (EIE2.7)	PXVLD (EIP2.7)

Figure 12.9. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres			
							(bit addressable	e) 0xA8			
Bit7:	EA: Enable A	EA: Enable All Interrupts.									
	This bit global overridden.	lly enables/d	isables all in	iterrupts. Wh	en set to '0',	individual i	interrupt mas	k settings a			
	0: Disable all	interrunt soi	irces								
	1: Enable each			ts individual	mask setting						
Bit6:	IEGF0: Gener		_	13 11101 1 1010111							
			_	ınder softwa	re control.						
Bit5:	This is a general purpose flag for use under software control. ET2: Enabler Timer 2 Interrupt.										
	This bit sets the masking of the Timer 2 interrupt.										
	0: Disable Tin	_		•							
	1: Enable inter	rrupt reques	s generated	by the TF2 f	lag (T2CON.	7).					
Bit4:	ES0: Enable U		_	-	0 -						
	This bit sets th	ne masking o	of the UART	0 interrupt.							
	0: Disable UA	RT0 interru	pt.	_							
	1: Enable UA	RT0 interrup	ot.								
Bit3:	ET1: Enable T	imer 1 Inter	rupt.								
	This bit sets th	ne masking (of the Timer	1 interrupt.							
	0: Disable all	Timer 1 inte	rrupt.								
	 Enable inter 		~	by the TF1 f	lag (TCON.7	').					
Bit2:	EX1: Enable I										
	This bit sets th	_		iterrupt 1.							
	0: Disable ext										
		1: Enable interrupt requests generated by the /INT1 pin.									
Bit1:	ET0: Enable T		•								
	This bit sets th	_		0 interrupt.							
	0: Disable all		-								
	1: Enable inte		_	by the TF0 f	lag (TCON.5).					
Bit0:	EX0: Enable I	External Inte	rrupt 0.								

This bit sets the masking of external interrupt 0.

0: Disable external interrupt 0.

1: Enable interrupt requests generated by the /INT0 pin.

Figure 12.10. IP: Interrupt Priority

R/W	Reset Value							
-	-	PT2	PS0	PT1	PX1	PT0	PX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable	e) 0xB8

Bits7-6: UNUSED. Read = 11b, Write = don't care.

Bit5: PT2: Timer 2 Interrupt Priority Control.

This bit sets the priority of the Timer 2 interrupt.

0: Timer 2 interrupt priority determined by default priority order.

1: Timer 2 interrupts set to high priority level.

Bit4: PS0: UART0 Interrupt Priority Control.

This bit sets the priority of the UART0 interrupt.

0: UART0 interrupt priority determined by default priority order.

1: UART0 interrupts set to high priority level.

Bit3: PT1: Timer 1 Interrupt Priority Control.

This bit sets the priority of the Timer 1 interrupt.

0: Timer 1 interrupt priority determined by default priority order.

1: Timer 1 interrupts set to high priority level.

Bit2: PX1: External Interrupt 1 Priority Control.

This bit sets the priority of the External Interrupt 1 interrupt.

0: External Interrupt 1 priority determined by default priority order.

1: External Interrupt 1 set to high priority level.

Bit1: PT0: Timer 0 Interrupt Priority Control.

This bit sets the priority of the Timer 0 interrupt.

0: Timer 0 interrupt priority determined by default priority order.

1: Timer 0 interrupt set to high priority level.

Bit0: PX0: External Interrupt 0 Priority Control.


This bit sets the priority of the External Interrupt 0 interrupt.

0: External Interrupt 0 priority determined by default priority order.

1: External Interrupt 0 set to high priority level.

I/O Ports

Figure 17.1. Port I/O Cell Block Diagram






Figure 1-19: Active and passive states of a tri-state buffer.

Equivalent Circuit - Active and Passive

Symbol and Function

Figure 17.10. P0: Port0 Data Register

R/W	Reset Value							
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0x80

Bits7-0: P0.[7:0]: Port0 Output Latch Bits.

(Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers)

0: Logic Low Output.

1: Logic High Output (open if corresponding P0MDOUT.n bit = 0).

(Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings).

0: P0.n pin is logic low.

1: P0.n pin is logic high.

Note: P0.7 (/WR), P0.6 (/RD), and P0.5 (ALE) can be driven by the External Data Memory Interface. See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 145 for more information. See also Figure 17.9 for information about configuring the Crossbar for External Memory accesses.

Figure 17.11. P0MDOUT: Port0 Output Mode Register

R/W	Reset Value							
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xA4

Bits7-0: P0MDOUT.[7:0]: Port0 Output Mode Bits.

0: Port Pin output mode is configured as Open-Drain.1: Port Pin output mode is configured as Push-Pull.

Note: SDA, SCL, and RX0 (when UART0 is in Mode 0) and RX1 (when UART1 is in Mode 0) are always configured as Open-Drain when they appear on Port pins.

Timer 0 and Timer 1:	Timer 2:	Timer 3:	Timer 4
13-bit counter/timer	16-bit counter/timer with	16-bit timer with auto-	16-bit counter/timer with
13-oft counter/timer	auto-reload	reload	auto-reload
16-bit counter/timer	16-bit counter/timer with		16-bit counter/timer with
10-bit counter/timer	capture		capture
8-bit counter/timer with	Baud rate generator for		Baud rate generator for
auto-reload	UART0		UART1
Two 8-bit counter/timers			
(Timer 0 only)			

Figure 22.7. TL0: Timer 0 Low Byte

R/W	Reset Value							
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8A

Bits 7-0: TL0: Timer 0 Low Byte.

The TL0 register is the low byte of the 16-bit Timer 0.

Figure 22.9. TH0 Timer 0 High Byte

R/W	Reset Value							
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8C

Bits 7-0: TH0: Timer 0 High Byte.


The TH0 register is the high byte of the 16-bit Timer 0.

UART

Table 20.1. UARTO Modes

Mode	Synchronization	Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK / 12	8	None
1	Asynchronous	Timer 1 or 2 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK / 32 or SYSCLK / 64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1 or 2 Overflow	9	1 Start, 1 Stop

Figure 20.3. UART0 Mode 0 Timing Diagram



Practical Development

Silicon Labs Integrated Development Environment WINDOWS 95/98/NT/ME/2000 RS-232 Serial JTAG (x4), VDD, GND TARGET PCB F020

Figure 1.8. Development/In-System Debug Diagram

Standard Software Development Process

- 1. Create or edit an ASCII text file containing the human readable source code, also known as the program instructions.
- 2. Translate the source code to machine-readable binary instruction code using a language translator. This is accomplished using an assembler or compiler.
- 3. Load the program memory with the binary instruction code into the processor's program memory chip. For the SDK, the program is downloaded into program memory on the SDK.
- 4. Execute the program to test it and find program errors. For the SDK, this "debugging" process is facilitated using a special program (debugger or monitor) resident on the SDK.
- 5. Once the problem is located, the source code is corrected by repeating this process until all errors are corrected.